This article proposes a new asymmetric neutral-point diode-clamped (NPC) multilevel converter for a four-phase switched reluctance motor drive. The inbuilt NPC clamping capacitors are used for both voltage level clamping and also as dc rail voltage-boosting capacitors to increase the output power of the motor, particularly for high-speed electric vehicle applications. The new converter allows regenerative energy to be recovered back to the dc supply for rapid machine braking, thus increasing overall drive efficiency. Analysis of the different modes of converter operation, along with design equations for sizing the voltage-boosting capacitors, is detailed. The effect of capacitance on boost voltage and increased motor base speed is presented. Simulation and experimental results confirm the effectiveness of the proposed converter.
machine (SCIM). However, supply limitations and escalating rare-earth material prices for the PMSM forced the market to search for suitable alternatives [4] . The switched reluctance motor (SRM) is a dark horse in this arena [5] . It has advantages of a stable, robust, and simple structure with low cost. The absence of permanent magnets (which do not produce a mechanically, thermally, and environmentally stable rotor) and copper windings in the rotor allow the motor to operate in harsh environments and at high rotor temperatures [6] . Recent developments in the design of high-power SRM for EV are promising [7] , [8] . The new designs are competitive with the PMSM with respect to power density, efficiency, and torque-speed range [9] , [10] .
As with the PMSM, the SRM cannot be connected directly to any ac or dc supply but needs a suitable power converter for its operation. The asymmetric half-bridge (AHB) converter based on two switches and two diodes per phase is a popular converter for SRM drives [11] [12] [13] . Recent developments in EVs involve increasing the dc-link voltage from around 400 V to between 600 and 950 V [14] . Hence, the voltage rating of the converter must increase. Higher voltage rated power semiconductor devices not only imply slower response with lower overall efficiency but also higher cost and size. Thus, multilevel inverters become a viable solution [15] .
In [16] , a five-level neutral-point diode-clamped (NPC) converter and an asymmetric modular multilevel converter (MMC) were compared for high voltage, high-power applications. However, only the full dc-link voltage is utilized. Hence, the SRM performance at different voltage levels is not exploited. In [17] , a fault tolerant converter based on the NPC topology was proposed. However, the main drawback is half the switches withstand the full dc-link voltage. In [18] , the performance of a three-level NPC converter was compared with the conventional AHB converter. With the same overall rating, the NPC has the advantage of lower losses and current ripple, and less machine noise. However, the motor performance (N·m/kg) is improved only at low speeds (below base speed). Since the SRM can be deployed for high-speed applications, its performance (W/kg) must be enhanced at higher speeds. Also, the NPC converter requires large dc-link capacitances.
Enhancing the single-phase SRM performance at high speeds is presented in [19] and [20] . A boost-capacitor with a parallel diode is inserted in series with the dc link. The boosting-voltage provided by the capacitor aids the winding current to rapidly build-up and decrease, thus increasing the motor base-speed. The application of the boost-capacitor is extended to poly phase SRM in [21] [22] [23] .
But the current overlap between incoming and outgoing phases reduces the boosting-voltage effect.
In [24] , an MMC drive was proposed for the SRM, where the multilevel voltages reduce torque ripple. Nevertheless, for deploying different voltage levels the number of submodules (SM) increases, thus increasing converter cost. Also in [25] , a fivevoltage level converter was presented to reduce current noise and torque ripple at low speeds. However, the performance is not improved at speeds at or above the base speed. In [26] , the authors proposed a fault tolerant converter for SRM drives. Yet, the converter is only suitable for a three-phase SRM. Also four solid-state relays along with two sets of AHBs are required. In [27] , a converter with a lower number of switches was studied. However, the converter has poor fault tolerance and is only suitable for six-phase SRM. In [28] , a quasi-Z-source converter was presented to improve the high-speed SRM performance. Nonetheless, the voltages applied to the motor phases are not symmetrical. Also, the converter needs extra active (switches) and passive (bulky inductors and capacitors) elements. But the performance at low speeds is not enhanced. In [29] , an improved C-dump converter was proposed to reduce the current tail time by applying twice the negative voltage during turn OFF. Although, the torque ripple is minimized, SRM power density is not improved since the applied voltage during turn ON is the dc-link value. In [30] , an SRM operated from an ac supply was discussed. The cost of the required converter is not high; however, the motor has lower torque at high speeds, with increased torque ripple.
In this article, a new asymmetric NPC converter, with inherent voltage boosting, is introduced for a four-phase SRM. The converter uses the double arm, common switch topology for better voltage boosting with a minimum number of switches. In the proposed NPC converter, inter-rail voltage levels are transient (dwelled at for few microseconds, just to ensure switch voltage sharing). Small sized capacitors are deployed instead of the large capacitances normally associated with the conventional NPC converter. The demagnetization energy of the outgoing phase is stored in the NPC converter split dc-link capacitors, hence decreasing the current fall time thereby effectively extending the positive torque production range, before operating in the negative torque region. The stored energy (which increases the dc-link voltage) then feeds the next incoming phase, thus allowing faster current build-up, which increases the motor output power. The new converter also allows regeneration energy to be fed back to the supply, instead of being dissipated, for rapid machine regenerative braking, thus increasing overall drive efficiency.
This article is organized as follows. Section II highlights salient SRM features, including voltage and torque equations. Section III proposes a new NPC converter with inherent voltageboosting capacitors and discusses the different converter modes of operation. A detailed method for sizing the boost capacitors is presented in Section IV. Simulation results in Section V are confirmed by experimentation in Section VI. Three machine types (SRM, SCIM, and PMSM) are compared in Section VII, based on their typical relative torque and power, to weight ratios. Section VIII concludes this article.
II. SRM OPERATION
In order to design a unified SRM drive, SRM operation needs to be briefly considered so as to elicit converter needs. The SRM is a double salient machine with a concentrated winding on each stator pole [31] . Air gap reluctance dominates the unaligned reluctance resulting in linear flux linkage λ versus current i characteristics. But core reluctance cannot be neglected in the aligned position whence the λ-i characteristics become nonlinear. Torque is produced by the tendency of the rotor poles to align with excited stator poles, thus minimizing flux path reluctance. Torque production is defined by [23] 
where θ is rotor position. Equation (1) shows that the developed torque depends on the rate of change of inductance with respect to rotor position as shown in Fig. 1 , where θ r is the rotor pole pitch and β s and β r are the stator and rotor pole arcs, respectively.
The voltage equation [23] , neglecting phase mutual effects, in terms of rotor speed ω is
where V DC is applied voltage and R is phase winding resistance. Fig. 2 (a) shows a prior art asymmetric converter for a fourphase SRM [32] . The converter uses the double bridge topology with phases A and C in one bridge, sharing a common leg incorporating switch S AC . The other two phases B and D are in an independent bridge with a common switch S BD . The dc link blocking diodes and capacitors allow boosting of the dc-link voltage by forcing recovered current to charge the capacitors to voltages in excess of the dc source V DC . The two-independent bridge topology allows better voltage boosting (since no phase overlap occurs in each bridge) with a minimal number of switches. The dc-link switch S xy (and diodes D x1 and D y 1 ) is for regeneration. Fig. 2 (b) shows the new asymmetric NPC converter for a four-phase SRM, based on the topology in Fig. 2(a) . The NPC converter switch voltage clamping feature is used to exploit the series connection of switches. When changing switch states, the NPC rule of an outer switch being always first OFF and last ON is retained. The analysis of this converter in the motoring and braking modes is presented in the following sections.
III. ASYMMETRIC NPC CONVERTER WITH VOLTAGE-BOOSTING CAPACITORS

A. Motoring Mode
In the motoring mode of operation, the dc-link switch S xy is OFF and link diodes D x2 and D y 2 conduct. Current is injected into the appropriate phase winding during the increasing inductance region for motoring action. According to the states of the phase switches, the converter offers five voltage levels, as shown in Fig. 3 and described in the following text for a given phase, e.g., Ph A . 1) First Voltage Level, +V D C : This voltage level is obtained by turning ON the four switches S 1 , S 2 , S 3 , and S 4 of the phase to be energized, as shown in Fig. 3 (a). Any capacitor boosting effect helps the current in the phase winding to build up quickly reaching the desired reference value, thus increasing the motor output power. The dc-link capacitors discharge so that the voltage on the motor winding equals the dc source voltage V DC .
2) Second Voltage Level, +1/2 V D C : The second voltage level is realized by two possible switch combinations. The first is with S 1 , S 2 , and S 3 ON while S 4 is OFF. The second combination is with S 2 , S 3 , and S 4 ON with S 1 OFF. These two states are demonstrated in Fig. 3(b) and (c). Assuming that the boost capacitors are discharged to the link voltage source, only half the dc-link voltage +1/2 V DC is applied on the phase winding. This is a transient state and alternation between these two states enables NPC capacitor voltage balancing.
3) Third Voltage Level, 0 V: Three switch patterns are possible for this voltage level. The first pattern is S 1 and S 2 ON while the other two switches S 3 and S 4 are OFF. The second pattern is S 2 and S 3 ON with S 1 and S 4 OFF. The final pattern is S 3 and S 4 ON while the other two switches S 1 and S 2 are OFF. The three possible patterns are illustrated in Fig. 3 Fig. 3 (g) and (h) illustrates the two patterns, where −1/2V DC is applied across the phase winding and alternation between the two patterns enables capacitor voltage balancing. This transient state ensures switch voltage sharing.
5) Fifth Voltage Level, −V D C :
The last voltage level is with all the switches S 1 , S 2 , S 3 , and S 4 OFF, as shown in Fig. 3 (i). The demagnetization energy via the motor winding charges the dc-link capacitors in series, reducing the winding current to zero before the phase enters the negative torque production region. Fig. 4 .
B. Braking (Regeneration) Mode
Any current in a phase during the decreasing inductance period (region 4 in Fig. 1 ) produces a negative (reversing) torque. Current is injected into the phase winding with all switches S 1 , S 2 , S 3 , and S 4 ON ( Fig. 5(a) , which is similar to state shown in Fig. 3(a) but the dc-link capacitors are not involved) after the start of region 3, before the decreasing inductance region 4, thus producing negative (reverse hence braking) torque in region 4. In this mode, the dc-link switch S xy is turned ON after the boost capacitors discharge to V DC . By turning OFF all four switches, (the state shown in Fig. 5(b) , which is similar to state shown in Fig. 3(i) , except the dc-link capacitors are not involved), before the end of period 4, braking with regeneration occurs, with current back into the V DC via the dc-link switch S xy and diodes D x1 and D y 1 . The braking (current) requirement and limit is controlled by interposing zero voltage states [see Fig. 3 The current should reach zero before the start of the increasing inductance, region 2. Stored energy in the motor associated with that pole is fed back to the dc supply, thus providing efficient and fast regenerative braking action, without the voltage on each boost capacitor increasing above 1/2V DC . Fig. 5 shows converter operation in the braking mode [zero voltage states are Fig. 3(d )-(f)]. Regenerative braking does not involve the boost capacitors, so is as for any SRM four quadrant drive. At low speeds, machine regenerative braking is not particularly effective (energy is related to speed squared), and any current associated with unwanted positive torque production should be reduced to zero. Braking down to and at standstill, necessitates a reverse rotation demand, where dc source energy is drawn, viz., braking without regeneration.
IV. SIZING OF BOOST CAPACITORS
Each dc-link capacitor voltage rating is half the maximum dclink voltage expected after boosting. The dc-link capacitance in this application is not based on the normal NPC converter requirement of providing full load energy at the intermediate voltage levels ±1/2V DC . Capacitance is based on the boosting property of the proposed topology. Relatively low capacitance will result in an excessive over voltage, necessitating higher voltage rated devices. Relatively large capacitance results in no significant boost voltage (as with the conventional NPC converter). In [19] , a formula provides sizing of the boost-capacitor. However, SRM magnetic nonlinearity is neglected, with a linear model being adopted. In [22] and [23] , no direct formula is presented to size the boost-capacitor. Also, phase-current overlap crucially affects boosting behavior. In this section, a design approach for sizing the boost capacitors is presented that accounts for SRM magnetic nonlinearity. The proposed double arm topology eliminates the problem of phase-current overlap. Fig. 6 shows an RLC circuit modeling the SRM during demagnetization at the end of the torque producing period.
The equivalent capacitor initial voltage at the beginning of the demagnetization period is the dc-link voltage V DC , while the initial current in the phase winding is given by [13] 
where P is the motor power, m is the number of phases conducting simultaneously, η is the motor efficiency, and k d is the duty cycle.
The equivalent resistance and capacitance are calculated using (4) and (5), respectively.
The phase inductance is defined by (6) , which accounts for SRM magnetic nonlinearity [33] .
L (θ, i) = L 0 (i) + L 1 (i) cos (N r θ) + L 2 (i) cos (2N r θ) .
(6) The coefficients L 0 (i), L 1 (i), and L 2 (i) are defined by
where L u is the unaligned inductance-current independent. L a (i) is the aligned inductance-calculated at current I p . L m (i) is the halfway inductance-calculated at current I p .
The inductance values can be calculated using FEA or experimentally.
Applying KVL for the RLC circuit in Fig. 6 , assuming constant inductance at the instant of phase turn OFF
with the initial condition given by (11) and (12) i (θ off ) = I p (11)
The current expression is defined by (13) for the overdamped case (normally C eq > 4L R e q 2 ).
where p 1 and p 2 represent the poles of the characteristic equation, defined by
Using the initial conditions, A 1 and A 2 are defined by (15) and (16), respectively
The time for the motor winding current to decay, is denoted by t off and calculated using
When the current in the motor winding decays to zero after time t off , the voltage on the capacitor
Solving (18), the boost capacitance is determined in terms of the boost voltage (dc-link voltage in excess of V DC ).
The scope of this article is to exploit the series connection of switches. However, taking advantage of the multilevel feature allows reduced current ripple, hence noise, especially at low speeds. In this case, the capacitance should be adequate to supply energy to the motor phase. Equation (19) describes capacitor voltage ripple
To allow 5% voltage ripple, the capacitance should be
where f s is the sampling frequency. Equations (18) and (20) could be used to size the capacitor to improved performance at both low and high speeds.
V. SIMULATION RESULTS
The SRM specifications used in the FEA and MAT-LAB\Simulink simulations are given in Table III. The sampling frequency used for simulation is 20 kHz, and the motor drives a constant load of 25 N·m. Fig. 7 shows the variation of base-speed and boost-voltage with dc-link capacitance (upper + lower capacitance for one arm) at different dclink voltages. The motor base-speed and, hence, output power (power = torque × speed) increase using boost capacitors. For 300 V boost-voltage, based on Fig. 7, 65 μF, >450 V dc capacitors are selected. The dc source voltage is fixed to 600 V. The voltage and current waveforms for one motor phase using the selected capacitor are shown in Fig. 8(a) and the balanced boost-capacitor voltages are shown in Fig. 8(b) . Because two phases share a common converter leg, at ½V DC states, small currents flow in the decreasing inductance regions. Fig. 9 shows the voltage and current waveforms below base speed, at 1825 r/min. Half the dc-link voltage +1/2V DC [which is alternated between states shown in Fig. 3(b) and (c)] is used only for <1 μs as a transient state to ensure voltage sharing between phase switches, thus, the clamping diodes D 3 and D 4 are only transient current rated if switch state [see Fig. 3 (e)] is not employed. The PWM adopted in this control strategy uses only 0% and 100% duty cycles for the switches, which enables the sampling (phase current) frequency to be twice the switching frequency for more accurate operation with lower switching losses and current ripple noise. Device losses are symmetrical about the central leg (but not uniformly distributed). Capacitor balancing takes precedence over alternating of the ±½V DC states. Any significant capacitor ±½V DC state bias is compensated by adjustment of delay time or by advancing or retarding of the switch state demand.
The SRM torque/speed and output power/speed characteristics with and without boost-capacitors are shown in Fig. 10 . Below the base speed, current chopping control is applied for constant torque operation. Above the base speed, the advance angle control method is employed for constant power operation. The proposed voltage-boosting method increases the motor base speed from 1735 to 2130 r/min, giving a 23% increase in the output power (W/kg) at base speed. The machine power density has improved, which allows the SRM to compete with PMSM.
To assess braking mode performance, the SRM is motored for 0.4 s with current injected in the rising inductance region. After receiving a braking command all the phases are briefly turned ON simultaneously to allow the boost capacitors to completely discharge into the machine and then all the switches are turned OFF until the current decays. Current is then injected in the falling inductance region (the phase sequence is reversed) to allow (uncontrolled) regenerative braking as shown in Fig. 11(a) . Fast and efficient braking action is achieved without dissipating energy (regeneration). The dc supply is disconnected after the motor comes to rest, otherwise the motor will rotate in opposite direction (reverse). Since the SRM back electromotive force is negative when current is injected in the falling inductance region (∂L/∂θ < 0), a soft chopping current control mode (0 V, −V) is applied during motor braking instead of hard chopping current control (+V, −V), as shown in Fig. 11 (b) to minimize switching losses during braking.
VI. EXPERIMENTAL RESULTS
The specifications of the 8/6 SRM, used for experimentation, are given in Table III and Fig. 12 shows the test rig.
A dc source voltage of 100 V is utilized, the boosting capacitors are 75 μF (±10%), and the sampling frequency is 20 kHz. The effect of voltage boosting on the SRM performance is compared in two different cases; single-pulse mode and current chopping mode. Fig. 13 shows the phase voltage, current, capacitor voltages, instantaneous torque, and speed, in each case. Below base speed (that is, current chopping mode), where the torque is constant, the speed is controlled by adjusting the phase reference current. Allowing the current to build up quickly enables the SRM to operate at higher speed. Fig. 13(a) shows the SRM performance without voltage boosting, where the phase voltage is equal to the dc-link voltage, while the capacitor voltages are maintained at half the dc-link voltage. Since the available dc-link (source) voltage (without boost) is insufficient for the current to build up quickly, the speed is only 165 r/min. Fig. 13(b) proves that the performance of the motor in the current chopping mode is enhanced, since the phase voltage is equal to the dc source voltage (battery) plus boost voltage. The extra voltage supplied by the boost capacitors allows fast current build-up. The speed increases to 290 r/min at the same load torque. A 1 μs dwell is applied when turning ON/OFF the outer/inner switches to assure equal voltage stress on the switches as presented in Fig. 13(b) . Above the base speed, the speed is controlled by adjusting the turn ON/OFF angles and the SRM operates in the constant power region. Fig. 13(c) and (d) shows the SRM performance without and with boosting voltage. The extra voltage offered by the boost capacitors allows the current of the incoming phase to build up quickly, thus quickly increasing the motor speed from 380 to 660 r/min at the same load torque. Also, the outgoing phase current decays faster in the presence of the increasing boost-voltage. The exaggerated improvement in the motor speed obtained experimentally (around 75%) is due to the accentuated boost voltage compared to dc source voltage.
To emphasize the importance of voltage boosting on current build up, the rise time of phase current with/without voltage boosting for the two cases; current chopping mode and singlepulse mode, is presented in Fig. 14(a) and (b) .
The simulated and experimental torque/speed characteristics are compared in Fig. 15(a) , while Fig. 15(b) shows the simulated and experimental output power. The effect of a boosting-voltage is shown to have significant effect on the motor base-speed, meaning the rated torque region is extended, with a corresponding increase in output power. The slight deviation between the experimental and simulated results is due to the modeling of the SRM using FEA along with ignoring machine core loss.
VII. MACHINE PERFORMANCE COMPARISON
Three machine types (SRM, SCIM, and PMSM) are compared in Table IV , based on their typical relative torque and power, to weight ratios [34] . In Table IV , the SRM has the highest torque to weight ratio, but the power to weight ratio suffers because of a compromised base speed due to the inability to force sufficient current into (or from) the machine at higher speeds (power = torque × speed). DC rail voltage boost (140%) increases the speed at which FLT can be delivered (from 380 to 660 r/min), hence improving the power to weight ratio (by 75%) to be better than that of a PMSM, for a given source voltage. The NPC converter approach allows series connection of fast low-voltage (600/650 V) switches. Hence, a device switching frequency well in excess of 20 kHz is possible. With alternating zero-volt loops, the load switching frequency is doubled to in excess of 40 kHz, hence minimizing current ripple below base speed and the switching frequency noise is above human audible levels. Below base speed, commutation current profiling can be used to minimize rotational torque ripple between commutating poles, hence, minimize mechanical audible noise (at multiples of the rotational speed). Radial torque (resonance) ripple (chirp noise at multiples of the rotational speed), due air gap asymmetry and stator compression, at phase commutation is reduced by the necessity of the half voltage (and zero voltage) state during voltage transitions, judiciously synchronized to produce a canceling counter resonance (being mechanical, the excited frequency is independent of rotor speed).
VIII. CONCLUSION
A novel asymmetric NPC converter with inherent dc-link voltage-boosting capacitors for a four-phase SRM drive was presented in this article. Analysis of the proposed converter during motoring and braking resulted in a design approach for sizing the boost capacitors. The proposed converter improved the SRM drive performance at low and high speeds. The boost voltage increased the motor base speed, hence, output power and efficiency. The power to weight ratio of the SRM with voltage boosting capability was competitive with the PMSM and had the advantage of a higher torque to weight ratio. Regenerative braking could be deployed for efficient and fast braking action. The new converter allowed series connection of fast, low-voltage, efficient switches. Topology penalties were increased number of gate drives and increased control complexity when introducing NPC intermediate dwell states.
